


EXHIBIT 028

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
6. Method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S),	<p>Without conceding that the preamble of claim 6 of the '052 Patent is limiting, the Lenovo IdeaPad Duet 3 Chromebook (hereinafter, the “Lenovo product”) performs a method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S), either literally or under the doctrine of equivalents.</p> <p>The Lenovo product includes an integrated circuit. For example, the Lenovo product includes the Qualcomm Snapdragon 7c Gen 2 Compute Platform system on chip (hereinafter, the “Snapdragon SoC”).</p> <div data-bbox="499 662 1008 1031">  </div> <div data-bbox="630 1120 882 1185"> <p>1 2 3 4</p> </div> <div data-bbox="1102 617 1701 738"> <h2>Lenovo IdeaPad Duet 3 Chromebook</h2> </div> <div data-bbox="1102 755 1701 787"> <p>Featuring a Snapdragon 7c Gen 2 Compute Platform</p> </div> <div data-bbox="1102 803 1795 1079"> <p>The Lenovo IdeaPad™ Duet 3 Chromebook is the ideal work and play device for the hyper-mobile user looking for superior experience with the larger 11" 2K near-borderless display. Faster connectivity options, all-day battery life, and the more powerful, fanless and efficient performance of the Snapdragon® 7c Gen 2 platform gets things done while on the go. Work on the detachable keyboard or take notes and sketch with the optional Lenovo USI Pen 2.</p> </div> <div data-bbox="1123 1153 1291 1209"> <p>Learn More</p> </div>


¹ The Lenovo product is charted as a representative product made used, sold, offered for sale, and/or imported by Lenovo. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p data-bbox="499 250 1755 326">https://www.qualcomm.com/products/application/mobile-computing/laptop-device-finder/lenovo-ideapad-duet-3-chromebook</p> <p data-bbox="499 370 1860 441">The Snapdragon SoC comprises a plurality of processing modules (M, S), for example Qualcomm Adreno GPU; Octa-core Qualcomm Kryo 468 CPU; and Qualcomm Hexagon 692 DSP:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="548 250 1316 358"> <p>Qualcomm® Snapdragon™</p> <p>7c Gen 2 Compute Platform</p> </div> <div data-bbox="1507 272 1822 354">  </div> <div data-bbox="548 472 911 508"> <p>Specifications & Features</p> </div> <div data-bbox="548 540 598 565"> <p>CPU</p> </div> <div data-bbox="548 578 911 683"> <ul style="list-style-type: none"> • CPU Clock Speed: Up to 2.55 GHz • CPU Cores: Octa-core Qualcomm® Kryo™ 468 CPU • CPU Architecture: 64-bit </div> <div data-bbox="548 704 625 729"> <p>Process</p> </div> <div data-bbox="548 742 789 768"> <ul style="list-style-type: none"> • Process Technology: 8 nm </div> <div data-bbox="548 787 661 812"> <p>OS Support</p> </div> <div data-bbox="548 824 884 880"> <ul style="list-style-type: none"> • Supports Windows 10 and Windows 11 • Chrome OS </div> <div data-bbox="548 901 632 925"> <p>Memory</p> </div> <div data-bbox="548 938 900 963"> <ul style="list-style-type: none"> • Memory Type: 2 x 16-bit, LPDDR4x-4266 </div> <div data-bbox="548 982 630 1006"> <p>Storage</p> </div> <div data-bbox="548 1019 768 1044"> <ul style="list-style-type: none"> • UFS: eMMC 5.1; UFS 2.1 </div> <div data-bbox="548 1063 716 1089"> <p>Visual Subsystem</p> </div> <div data-bbox="548 1102 837 1127"> <ul style="list-style-type: none"> • GPU: Qualcomm® Adreno™ GPU </div> <div data-bbox="548 1146 630 1170"> <p>Camera</p> </div> <div data-bbox="548 1183 924 1261"> <ul style="list-style-type: none"> • Image Signal Processor: Qualcomm Spectra™ 255 image signal processor, 14-bit • Dual Camera, ZSL, 30fps: Up to 16 MP </div> <div data-bbox="982 540 1043 565"> <p>Video</p> </div> <div data-bbox="982 578 1369 706"> <ul style="list-style-type: none"> • Video Playback: Up to 4K HDR10 • Codec Support: H.265 (HEVC), H.264 (AVC), VP9 • Video Software: Motion Compensated Temporal Filtering (MCTF) </div> <div data-bbox="982 725 1060 751"> <p>Display</p> </div> <div data-bbox="982 764 1337 870"> <ul style="list-style-type: none"> • Max On-Device Display: QXGA @ 60Hz, FHD @ 60Hz • Max External Display: QHD @ 60Hz • Display Pixels: 2560x1440, 2048x1536 </div> <div data-bbox="982 891 1119 915"> <p>General Audio</p> </div> <div data-bbox="982 928 1360 1050"> <ul style="list-style-type: none"> • Qualcomm Aqstic technology: Qualcomm Aqstic™ audio codec, Qualcomm Aqstic smart speaker amplifier • Qualcomm® aptX™ audio playback support: aptX, aptX HD </div> <div data-bbox="982 1070 1134 1094"> <p>Audio Playback</p> </div> <div data-bbox="982 1107 1350 1183"> <ul style="list-style-type: none"> • PCM, Playback: Up to 384kHz/32bit • Additional Playback Features: Native DSD support </div> <div data-bbox="982 1203 1190 1229"> <p>Qualcomm® AI Engine</p> </div> <div data-bbox="982 1242 1295 1266"> <ul style="list-style-type: none"> • AIE CPU: Octa-core Kryo 468 CPU </div> <div data-bbox="1409 537 1814 727"> <ul style="list-style-type: none"> • Uplink Technology: Qualcomm® Snapdragon™ Upload+ • Uplink Carrier Aggregation: 2x20 MHz carrier aggregation • Uplink QAM: Up to 64-QAM • LTE Speed • LTE Peak Download Speed: 600 Mbps </div> <div data-bbox="1409 747 1478 771"> <p>Wi-Fi</p> </div> <div data-bbox="1409 784 1761 920"> <ul style="list-style-type: none"> • Wi-Fi Standards: 802.11ac Wave 2, 802.11a/b/g, 802.11n • Wi-Fi Spectral Bands: 2.4 GHz, 5 GHz • MIMO Configuration: 2x2 (2-stream) • Qualcomm® FastConnect™ Subsystem </div> <div data-bbox="1409 940 1589 964"> <p>Bluetooth Version</p> </div> <div data-bbox="1409 977 1560 1002"> <ul style="list-style-type: none"> • Bluetooth 5.0 </div> <div data-bbox="1409 1023 1554 1047"> <p>GPS Location</p> </div> <div data-bbox="1409 1060 1793 1109"> <ul style="list-style-type: none"> • Satellite Systems Support: NavIC, BeiDou, Galileo, GLONASS, GPS, QZSS, SBAS </div> <div data-bbox="1409 1127 1503 1153"> <p>Security</p> </div> <div data-bbox="1409 1166 1707 1250"> <ul style="list-style-type: none"> • Qualcomm® Processor Security • Qualcomm® Content Protection • Wi-Fi Security: WPA3 </div>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="506 248 1883 857"> <p>Camera</p> <ul style="list-style-type: none"> Image Signal Processor: Qualcomm Spectra™ 255 image signal processor, 14-bit Dual Camera, ZSL, 30fps: Up to 16 MP Single Camera, ZSL, 30fps: Up to 32 MP Camera Features: Multi-frame Noise Reduction (MFNR) Video Capture Features: Rec. 2020 color gamut video capture, Up to 10-bit color depth video capture <p>CAMERA FEATURES</p> <ul style="list-style-type: none"> Advanced DPD, WPA3 Multi-Frame Noise Reduction (MFNR) and Multi-Frame Super Resolution (MFSR) Forward-looking Electronic Image Stabilization (EIS) Motion Compensated Temporal filtering (MCTF) for noise-free video capture up to UHD (4K) at 30 FPS Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2) <p>Qualcomm® AI Engine</p> <ul style="list-style-type: none"> AI Engine CPU: Octa-core Kryo 468 CPU AI Engine GPU: Adreno GPU AI Engine DSP: Qualcomm® Hexagon™ 692 DSP <p>Cellular Modem</p> <ul style="list-style-type: none"> Modem Name: Snapdragon X15 LTE modem LTE Category Downlink LTE Category: LTE Category 12 Uplink LTE Category: LTE Category 13 LTE Downlink Features Downlink Carrier Aggregation: 3x20 MHz carrier aggregation Downlink LTE MIMO: Up to 4x4 MIMO on two carriers Downlink QAM: Up to 256-QAM, Up to 64-QAM LTE Uplink Features <p>Additional Playback Features: Native DSD support</p> <ul style="list-style-type: none"> Qualcomm® Processor Security Qualcomm® Content Protection Wi-Fi Security: WPA3 </div> <p>https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/prod_brief_qcom_sd7c_gen2.pdf</p> <p>The Snapdragon SoC included in the Lenovo product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) for communication service mapping:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="512 256 1066 940"><p data-bbox="558 305 768 354">Qualcomm</p><p data-bbox="558 557 1003 735">Arteris-developed NoC technology is the backbone of Snapdragon application processors & LTE modems, Atheros wireless connectivity SoCs, and CSR IoT products.</p><div data-bbox="661 805 909 878">LEARN MORE »</div></div> <p data-bbox="501 992 1713 1029">https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”


'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p align="center">Certain Arteris Technology Assets Acquired</p> <p align="center">by Kurt Shuler, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. (“Qualcomm”), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.</p> <p align="center">ARTERIS IP</p> <p align="center"><i>K. Charles Janac, President and CEO, Arteris</i></p> <p>https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</p> <p>The Arteris NoC performs communication service mapping in the Snapdragon SoC included in the Lenovo product.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p data-bbox="556 267 1018 308">11.3.1.1 Transaction Layer</p> <p data-bbox="556 324 1822 495">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="630 544 1354 641" style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p data-bbox="556 690 1822 820">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p> <p data-bbox="546 885 1843 1291">on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311, 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p>
wherein at least one first of said processing modules (M) requests at least	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, at least one first of said processing modules (M) of the Snapdragon SoC included in the Lenovo product utilizes the Arteris NoC to request at least one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification wherein said at least one communication service identification comprises at least


U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
<p>one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification, wherein said at least one communication service identification comprises at least one communication thread or at least one address range, said address range for identifying one or more second processing modules (S) or a memory region</p>	<p>one communication thread or at least one address range, said address range for identifying one or more second processing modules (S) or a memory region within said one or more second processing modules (S), either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
within said one or more second processing modules (S),	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311, 312-313.</p> <p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p data-bbox="514 267 924 305">11.3.1.2 Transport Layer</p> <p data-bbox="514 321 1711 743">The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p data-bbox="514 763 640 795"><i>Id.</i> at 313.</p> <p data-bbox="514 844 1806 998">As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹																																							
	<p><i>Id.</i> at 313-314.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Pres,” “Slave address” and “Slave offset”:</p> <table><tr><th>Field</th><th>Size</th><th>Function</th></tr><tr><td>Opcode</td><td>4 bits/3 bits</td><td>Packet type: 4 bits for requests, 3 bits for responses</td></tr><tr><td>MstAddr</td><td>User Defined</td><td>Master address</td></tr><tr><td>SlvAddr</td><td>User Defined</td><td>Slave address</td></tr><tr><td>SlvOfs</td><td>User Defined</td><td>Slave offset</td></tr><tr><td>Len</td><td>User Defined</td><td>Payload length</td></tr><tr><td>Tag</td><td>User Defined</td><td>Tag</td></tr><tr><td>Prs</td><td>User defined (0 to 2)</td><td>Pressure</td></tr><tr><td>BE</td><td>0 or 4 bits</td><td>Byte enables</td></tr><tr><td>CE</td><td>1 bit</td><td>Cell error</td></tr><tr><td>Data</td><td>32 bits</td><td>Packet payload</td></tr><tr><td>Info</td><td>User Defined</td><td>Information about services supported by the NoC</td></tr><tr><td>Err</td><td>1 bit</td><td>Error bit</td></tr></table>	Field	Size	Function	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	MstAddr	User Defined	Master address	SlvAddr	User Defined	Slave address	SlvOfs	User Defined	Slave offset	Len	User Defined	Payload length	Tag	User Defined	Tag	Prs	User defined (0 to 2)	Pressure	BE	0 or 4 bits	Byte enables	CE	1 bit	Cell error	Data	32 bits	Packet payload	Info	User Defined	Information about services supported by the NoC	Err	1 bit	Error bit
Field	Size	Function																																						
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses																																						
MstAddr	User Defined	Master address																																						
SlvAddr	User Defined	Slave address																																						
SlvOfs	User Defined	Slave offset																																						
Len	User Defined	Payload length																																						
Tag	User Defined	Tag																																						
Prs	User defined (0 to 2)	Pressure																																						
BE	0 or 4 bits	Byte enables																																						
CE	1 bit	Cell error																																						
Data	32 bits	Packet payload																																						
Info	User Defined	Information about services supported by the NoC																																						
Err	1 bit	Error bit																																						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹		
	StartOfs	2 bits	Start offset
	StopOfs	2 bits	Stop offset
	WrpSize	4 bits	Wrap size
	Rsv	Variable	Reserved
	CtlId	4 bits/3 bits	Control identifier, for control packets only
	CtlInfo	Variable	Control information, for control packets only
	EvtId	User defined	Event identifier, for event packets only

35

29 28

25 24

15 14

5 4 3

0

Header

Info

Len

Master Address

Slave Address

Prs

Opcode

Necker

Tag

Err

Slave offset

StartOfs

StopOfs

Data

BE

Data Byte

BE

Data Byte

BE

Data Byte

BE

Data Byte

Data

BE

Data Byte

BE

Data Byte

BE

Data Byte

BE

Data Byte

32 31 30

27 26

20 19

14 13

5 4 3

0

Header

Rsv

Len

Info

Tag

Master Address

Prs

Opcode

Data

CE

Data

Data

CE

Data

FIGURE 11.2
NTTP packet structure.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 313, 314-315.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.
<p>comprising the steps of:</p> <p>coupling said plurality of processing modules (M, S) by an interconnect means (N) and enabling a connection based communication having a set of connection properties,</p>	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product couples the plurality of processing modules (M, S) by an interconnect means (N) and enables a connection based communication having a set of connection properties, either literally or under the doctrine of equivalents.</p> <p>The Arteris NoC couples the plurality of processing modules in the Snapdragon SoC included in the Lenovo product by an interconnect means. A large SoC, such as the Snapdragon SoC included in the Lenovo product may include multiple classes of Arteris NoC interconnect:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)


“Integrated circuit and method of communication service mapping”

'052 Patent Claim


Lenovo Product Including Snapdragon System on Chip¹

Logical Interconnect Topology Development


FLEXNOC & NCORE INTERCONNECT IPS DEFINE ARCHITECTURES




Ncore Cache Coherent NoC




Main NoC



Service NoC



Video NoC



- ArChip16 Example: Large SoCs have multiple classes of interconnect
 - Non-coherent, Coherent, Control/Status, Observability, etc.
- Ncore & FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 9


See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 9.

The Arteris NoC enables a connection based communication having a set of connection properties.

For example, in the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>  <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p> <p>11.3.1.2 Transport Layer</p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p><i>Id.</i> at 313-314.</p> <p>As yet a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal</i> NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”


'052 Patent Claim**Lenovo Product Including Snapdragon System on Chip¹**

* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 315-316.

Connections within the Arteris NoC interconnect may be defined by a connectivity table:

Connectivity Map → Interconnect Connections → Layout



- Connectivity table defines interconnect connections within the floorplan
- Routes must pass through available channels in the floorplan
- Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU

DC-Topographical

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim

Lenovo Product Including Snapdragon System on Chip¹

See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.

As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:

Memory NoC:
Interconnect Topology – Traffic Classes

Classify your IP connections per class of traffic:

Best Effort (BE)	Image system
Low Latency (LL)	SRAM
High Bandwidth (HB)	Main/Coherency

Column					
Row					
Modifications					
Defer					
CSI/I/O		BE	BE	BE	BE
DSI/I/O		BE	BE	BE	BE
FromCohNoCMem/I/O	LL	HB	HB	HB	HB
FromMainNoC/I/O	LL	HB	HB	HB	HB
ISP/I/O		BE	BE	BE	BE

ARTERIS^{IP}

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 13

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”



'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p> <div style="display: flex; justify-content: space-around;"> </div>

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

U.S. Patent No. 7,594,052 (Radulescu & Goossens)


“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<h2 style="color: orange; text-align: center;">Memory Access Traffic Classes</h2>  <ul style="list-style-type: none"> — Cache Coherent (CC) — Low Latency (LL) — High Bandwidth (HB) — Best Effort (BE) <ul style="list-style-type: none"> • Cache Coherent (CC) within Compute Cluster • Low Latency (LL) to SRAM • High Bandwidth (HB) to DRAM & Cache Fill • Best Effort (BE) for Peripherals & DMA • QoS for Video • Multiple functional NoCs interacting • Physically Constrained <p style="text-align: center;">  ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP 11 </p> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p>
controlling the communication between said at least one first of said plurality of	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product controls the communication between said at least one first of said plurality of processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules, either literally or under the doctrine of equivalents.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
<p>processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules,</p>	<p>For example, the Arteris NoC used by the Snapdragon SoC included in the Lenovo product has “Network Interface Units (NIU) connecting IP blocks to the network” with “[i]nterface units for OCP, AMBA AHB, APB, and AXI protocols [...] provided.”</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311.</p> <p>In the Arteris NoC, “[t]ransaction layer services are provided to the nodes at the periphery of the NoC by special units called Network Interface Units (NIUs).”</p> <p><i>Id.</i></p> <p>In the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>In the Arteris NoC, “transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)


“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p data-bbox="520 256 1008 300">11.3.1.1 Transaction Layer</p> <p data-bbox="520 316 1854 503">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="594 548 1354 657" style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p data-bbox="510 698 1854 1282">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p> <p data-bbox="499 1339 693 1372"><i>Id.</i> at 312-313.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
mapping the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification.	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product maps the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p data-bbox="512 266 919 305">11.3.1.2 Transport Layer</p> <p data-bbox="512 321 1709 743">The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p data-bbox="512 764 632 797"><i>Id.</i> at 313.</p> <p data-bbox="512 846 1806 997">As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹																																							
	<p><i>Id.</i> at 313-314.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Pres,” “Slave address” and “Slave offset”:</p> <table><tr><th>Field</th><th>Size</th><th>Function</th></tr><tr><td>Opcode</td><td>4 bits/3 bits</td><td>Packet type: 4 bits for requests, 3 bits for responses</td></tr><tr><td>MstAddr</td><td>User Defined</td><td>Master address</td></tr><tr><td>SlvAddr</td><td>User Defined</td><td>Slave address</td></tr><tr><td>SlvOfs</td><td>User Defined</td><td>Slave offset</td></tr><tr><td>Len</td><td>User Defined</td><td>Payload length</td></tr><tr><td>Tag</td><td>User Defined</td><td>Tag</td></tr><tr><td>Prs</td><td>User defined (0 to 2)</td><td>Pressure</td></tr><tr><td>BE</td><td>0 or 4 bits</td><td>Byte enables</td></tr><tr><td>CE</td><td>1 bit</td><td>Cell error</td></tr><tr><td>Data</td><td>32 bits</td><td>Packet payload</td></tr><tr><td>Info</td><td>User Defined</td><td>Information about services supported by the NoC</td></tr><tr><td>Err</td><td>1 bit</td><td>Error bit</td></tr></table>	Field	Size	Function	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	MstAddr	User Defined	Master address	SlvAddr	User Defined	Slave address	SlvOfs	User Defined	Slave offset	Len	User Defined	Payload length	Tag	User Defined	Tag	Prs	User defined (0 to 2)	Pressure	BE	0 or 4 bits	Byte enables	CE	1 bit	Cell error	Data	32 bits	Packet payload	Info	User Defined	Information about services supported by the NoC	Err	1 bit	Error bit
Field	Size	Function																																						
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses																																						
MstAddr	User Defined	Master address																																						
SlvAddr	User Defined	Slave address																																						
SlvOfs	User Defined	Slave offset																																						
Len	User Defined	Payload length																																						
Tag	User Defined	Tag																																						
Prs	User defined (0 to 2)	Pressure																																						
BE	0 or 4 bits	Byte enables																																						
CE	1 bit	Cell error																																						
Data	32 bits	Packet payload																																						
Info	User Defined	Information about services supported by the NoC																																						
Err	1 bit	Error bit																																						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹		
	<div> <div>StartOfs</div> <div>2 bits</div> <div>Start offset</div> </div> <div> <div>StopOfs</div> <div>2 bits</div> <div>Stop offset</div> </div> <div> <div>WrpSize</div> <div>4 bits</div> <div>Wrap size</div> </div> <div> <div>Rsv</div> <div>Variable</div> <div>Reserved</div> </div> <div> <div>CtlId</div> <div>4 bits/3 bits</div> <div>Control identifier, for control packets only</div> </div> <div> <div>CtlInfo</div> <div>Variable</div> <div>Control information, for control packets only</div> </div> <div> <div>EvtId</div> <div>User defined</div> <div>Event identifier, for event packets only</div> </div>		
	<p>FIGURE 11.2</p> <p>NTP packet structure.</p>		
	<p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 314-315.</p>		

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.</p> <p>As a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal NoC</i> [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

"Integrated circuit and method of communication service mapping"

'052 Patent Claim


Lenovo Product Including Snapdragon System on Chip¹

*Note that in the NTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 315-316.

Connections within the Arteris NoC interconnect may be defined by a connectivity table:

Connectivity Map → Interconnect Connections → Layout



- Connectivity table defines interconnect connections within the floorplan
- Routes must pass through available channels in the floorplan
- Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU

DC-Topographical

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim

Lenovo Product Including Snapdragon System on Chip¹

See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.

As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:

Memory NoC:
Interconnect Topology – Traffic Classes

Classify your IP connections per class of traffic:

Best Effort (BE)	Image system
Low Latency (LL)	SRAM
High Bandwidth (HB)	Main/Coherency

The screenshot shows a configuration window with a table mapping traffic classes to interconnects. The table has columns for traffic classes (BE, LL, HB) and rows for interconnects (CSI/I/O, DSI/I/O, FromCohNoCMem/I/O, FromMainNoC/I/O, ISP/I/O). The 'FromCohNoCMem/I/O' and 'FromMainNoC/I/O' rows are marked with a green checkmark in the final column.

	BE	LL	HB	HB	HB	HB	HB
CSI/I/O	BE	BE	BE	BE	BE	BE	BE
DSI/I/O	BE	BE	BE	BE	BE	BE	BE
FromCohNoCMem/I/O	LL	HB	HB	HB	HB	HB	✓
FromMainNoC/I/O	LL	HB	HB	HB	HB	HB	✓
ISP/I/O	BE	BE	BE	BE	BE	BE	BE

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 13

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p> <div style="display: flex; justify-content: space-around;"> </div>

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="541 302 1289 354" style="color: orange; text-align: center;"> <h2>Memory Access Traffic Classes</h2> </div> <div data-bbox="548 370 1444 906"> <p>Legend:</p> <ul style="list-style-type: none"> Cache Coherent (CC) Low Latency (LL) High Bandwidth (HB) Best Effort (BE) </div> <div data-bbox="1480 370 1822 914"> <ul style="list-style-type: none"> Cache Coherent (CC) within Compute Cluster Low Latency (LL) to SRAM High Bandwidth (HB) to DRAM & Cache Fill Best Effort (BE) for Peripherals & DMA QoS for Video Multiple functional NoCs interacting Physically Constrained </div> <div data-bbox="506 979 642 1006" style="text-align: center;"> ARTERISIP </div> <div data-bbox="1096 984 1253 1002" style="text-align: center;"> ISPD 2018, 28 March 2018 </div> <div data-bbox="1638 984 1864 1002" style="text-align: right;"> Copyright © 2018 Arteris IP 11 </div> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p>